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Abstract 
The steady scaling-down of semiconductor device for improving performance has been the most important issue 
among researchers. Recently, as low-power consumption becomes one of the most important requirements, there 
have been many researches about novel devices for low-power consumption. Though scaling supply voltage is the 
most effective way for low-power consumption, performance degradation is occurred for metal–oxide–semiconduc-
tor field-effect transistors (MOSFETs) when supply voltage is reduced because subthreshold swing (SS) of MOSFETs 
cannot be lower than 60 mV/dec. Thus, in this thesis, hetero-gate-dielectric tunneling field-effect transistors (HG 
TFETs) are investigated as one of the most promising alternatives to MOSFETs. By replacing source-side gate insulator 
with a high-k material, HG TFETs show higher on-current, suppressed ambipolar current and lower SS than conven-
tional TFETs. Device design optimization through simulation was performed and fabrication based on simulation 
demonstrated that performance of HG TFETs were better than that of conventional TFETs. Especially, enlargement of 
gate insulator thickness while etching gate insulator at the source side was improved by introducing HF vapor etch 
process. In addition, the proposed HG TFETs showed higher performance than our previous results by changing struc-
ture of sidewall spacer by high-k etching process.
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1  Background
The steady scaling-down of semiconductor device with 
rapid progress of fabrication technology facilitated 
high-integration, high-performance [1]. However, scal-
ing-down resulted in short channel effects and power 
consumption increased exponentially [2, 3]. Recently, low 
power consumption becomes one of the most important 
requirements as scaling-down in semiconductor industry 
with the rapid growth of mobile market.
The most efficient way to reduce power consumption 
is to scaling supply voltage (VDD) down which plays an 
important role in determining both standby and dynamic 
power consumptions. However, VDD scaling of MOSFETs 
has been slower than device scaling because the down-
scaling of threshold voltage (VT) leads to a dramatic 
increase of off-current (Ioff) as described in Fig. 1 [4]. This 
is closely related to fundamental limit that subthreshold 
swing (SS) of MOSFETs cannot be lower than 60 mV/dec 
[5]. In the case of MOSFETs, carriers are injected from 
the source to the channel by thermionic emission mecha-
nism. As the energy distribution of conduction electrons 
in the source follows the Fermi–Dirac distribution, elec-
trons injected by increasing gate voltage (VG) also follow 
the Fermi–Dirac distribution which limits minimal SS 
around 60 mV/dec at room temperature.
Thus, many novel devices have been proposed recently 
to overcome fundamental limit. They include impact-
ionization MOS devices [5, 6], nano-electro-mechanical 
FETs [7], and tunneling field-effect transistor (TFET) [8–
23]. Among them, a TFET is considered one of the most 
promising candidates for ultra-low-power semiconduc-
tor device. TFETs show low Ioff and sub-60 mV/dec SS at 
room temperature because electron flows are controlled 
by band-to-band tunneling mechanism. In addition, 
TFETs are less influenced by short channel effects than 
MOSFETs [14, 15] and complementary metal-oxide sem-
iconductor (CMOS) process compatible. On the other 
hand, TFETs have disadvantages such as lower on current 
Open Access
*Correspondence:  wchoi@sogang.ac.kr 
Department of Electronic Engineering, Sogang University, Seoul 04107, 
Republic of Korea
Page 2 of 15Choi and Lee  Nano Convergence  (2016) 3:13 
(Ion) and ambipolar behavior [16, 17]. To overcome these 
problems, many studies have been reported by introduc-
ing various materials and device structures [17–23].
In this thesis, hetero-gate-dielectric tunneling field-
effect transistors (HG TFETs) are investigated. HG TFETs 
show higher Ion, lower ambipolar current (Iamb) and 
smaller SS than conventional TFETs by replacing source-
side gate insulator with high-k materials [18]. First, the 
theoretical background of TFETs and device concepts 
of HG TFETs will be covered. In addition, HG TFET 
design was optimized and improved through the simula-
tion. As a result, HG TFETs showed higher performance 
than that of conventional TFETs. To improve the per-
formance of HG TFETs, improved fabrication methods 
were proposed. Etching the gate insulator at the source 
side by using HF vapor improved enlargement of etched 
gate insulator thickness. In addition, structure of side-
wall spacers was changed to remove the high-k layer on 
the source region by high-k etching process. This solved 
the problem that tunneling barrier width was increased 
by fringe field. After the overall process flow for the fab-
ricating HG TFETs using standard CMOS process was 
introduced, electrical characteristic results of fabricated 
device demonstrated the simulation results. Proposed 
HG TFETs showed higher performance than our previ-
ous results. As a result, it is concluded that HG TFETs 
are promising to be used for highly energy efficient ICs.
2  Theoretical studies
2.1  Basic operations of TFETs
Compared to MOSFETs, basic structure of TFETs is 
a gated p–i–n diode as shown in Fig.  2. Band-to-band 
tunneling mechanism is used as a carrier injection of 
TFETs instead of thermionic emission. Different opera-
tion mechanism between MOSFETs and TFETs comes 
from the asymmetric doping profile of source and drain of 
TFETs. In n-channel TFETs, the p+ source is grounded and 
the n+ drain is positively biased. In the off-state, TFETs 
resemble a reverse biased p–i–n diode and tunneling 
barrier width (Wtun) between valence band of the source 
and conduction band of the channel is thick which make 
extremely low Ioff flow. In the case of MOSFETs, electron 
injection from the source to the channel is hard because of 
high energy barrier between the source and the channel. In 
the on-state, when a positive gate bias induces strong band 
bending of channel and Wtun is narrowed, the valence 
band electrons from the source region tunnel through the 
barrier into the conduction band in the channel region. 
Thus, the TFET shows very sharp on–off transition and SS 
value of TFETs is not subjected to 60 mV/dec thermal limit 
like MOSFETs. These characteristics lead a TFET as one 
of the most promising candidates for low-power device. 
Despite those advantages, TFETs have several disadvan-
tages to figure out. Because of high tunneling resistance, 
Ion of TFETs is much lower than that of MOSFETs and 
ambipolar behavior of TFETs increases leakage current 
[8]. To improve performance of TFETs, various techniques 
have been proposed. Since Ion of TFETs is determined by 
Wtun and electric field at the tunneling junction, introduc-
ing high-k materials as a gate insulator, narrow bandgap 
materials and novel device structures were shown. How-
ever, using high-k materials as a gate insulator increases 
Iamb by ambipolar behavior as well as Ion [14].
2.2  Characteristics of HG TFETs
HG TFETs are proposed for higher Ion, lower Iamb, and 
smaller SS. In this study, HG TFETs will be compared with 
two kinds of conventional TFETs, high-k-only and SiO2-
only TFETs as shown in Fig. 3. High-k-only TFETs use only 
high-k dielectric as gate insulator and SiO2-only TFETs use 
only silicon oxide (SiO2) as a gate insulator. The HG TFET 
is composed of different gate dielectric materials at the 
source and drain sides. A high-k material is only partially 
located at the source side and this leads to the particular 
energy band structure as shown in Fig. 4. HG TFETs show 
a local minimum of the conduction band edge (Ec) due to 
relative permittivity discrepancy between high-k dielec-
tric and SiO2 layer. HG TFETs show more abrupt change 
from off to on-state because Wtun of HG TFETs abruptly 
narrows when a local minimum of Ec is aligned with the 
valence band edge (Ev) of the source region.
To compare the performance of HG TFETs with high-
k-only and SiO2-only TFETs, two-dimensional device 
simulation has been performed by using Silvaco ATLAS 
[24]. A nonlocal band-to-band tunneling model has been 
Fig. 1 Threshold voltage scaling problem
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used. Band gap narrowing, Fermi statistics, Shockley–
Read–Hall (SRH) recombination and Lombardi mobility 
models have been used in this simulation. Gate leakage 
current and quantum effect have been ignored. An abrupt 
source/drain junction profile has been assumed as shown 
in the previous works [18, 25]. Device parameters used 
in this simulation are summarized in Table 1. Figure  5a 
shows the transfer characteristics of HG, high-k-only and 
SiO2-only TEFTs that use n-type doped polysilicon gates. 
Optimized HG TFETs whose length of high-k material 
under the gate (Lhigh-k) is 5 nm are used in this case. HG 
TFETs follows SiO2-only TFETs at low VG because ambi-
polar behavior is determined by the drain-to-channel 
region overlapped by SiO2 layer. On the other hand, on-
state of HG TFETs follow high-k-only TFETs because of 
high-k insulator locate at the source-to-channel region. 
For fair comparison, the gate workfunction is adjusted 
that Ioff is 0.1 fA at 0 V VG as shown in Fig. 5b. Because 
HG TFETs show higher Ion than high-k-only TFETs and 
have Iamb as low as SiO2-only TFETs, HG TFETs show 
lower SS than high-k-only and SiO2-only TFETs.
2.3  Optimization of the device design
To optimize the device design of HG TFETs, the 
design issues of HG TFETs such as Lhigh-k and 
silicon-on-insulator (SOI) layer thickness (TSOI) have 
been investigated. Ion is defined as drain current (ID) 
when both VG and drain voltage (VD) are 0.7  V, Iamb is 
defined as ID when VG is −0.7  V and VD is 0.7  V. SS is 
defined as an average slope when ID is from 0.1 fA/μm to 
0.1 nA/μm at VD is 0.7 V. Figure 6a shows extracted Ion 
and SS as a function of Lhigh-k. When Lhigh-k is optimized 
around 5  nm, HG TFET show ~40  % smaller SS and 
three times higher Ion than high-k-only TFETs. In addi-
tion, HG TFETs show ~70 % smaller SS and three orders 
of magnitude higher Ion than SiO2-only TFETs. Figure 6b 
shows extracted Iamb as a function of Lhigh-k. Because Iamb 
is determined by ambipolar behavior at the drain side, 
Iamb abruptly decrease as Lhigh-k decreases. As a result, 
HG TFETs show six orders lower Iamb compared to high-
k-only TFETs.
In addition, the effect of TSOI has been discussed in terms 
of Ion and SS. Figure 7 shows extracted Ion and SS as a func-
tion of TSOI for several different operating voltage (VDD). 
Ion is defined as ID when both VG and VD are equal to VDD. 
SS is defined as same as before. Ion of HG TFETs show lit-
tle change as TSOI decreasing when VDD is 0.7 V. However, 
Ion of HG TFETs tends to become lower as TSOI decreases 
at low VDD as shown in Fig. 7b, c. In addition, decreasing 
TSOI makes the SS of HG TFETs larger regardless of VDD. It 
Fig. 2 Energy bands of the TFET and the MOSFET during operation
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is because the performance of HG TFETs is mainly deter-
mined by the difference in the gate-to-channel coupling 
strength between channel regions overlapped by the high-k 
insulator and SiO2 layer and it decreases as TSOI decreases. 
As a result, it is difficult to form a local minimum on the 
conduction band edge and performance of HG TFETs wors-
ens as TSOI decreases. To sum up, large TSOI can be helpful 
to get higher Ion of HG TFETs at low VDD and SS of HG 
TFETs increases as TSOI decreases regardless of VDD [26]. As 
a result, 30-nm TSOI is selected for fabrication this time.
2.4  Improvement in device design
Our previous work showed worse HG TFET performance 
than expected [27]. It was concluded that this result came 
from some factors: gradual doping profile, enlarged high-
k dielectric thickness at the source side and sidewall 
spacer structures. All of these factors are related to the 
fabrication process and these have been investigated to 
improve the performance of HG TFETs.
First, abrupt doping profile at the tunneling junction is 
very important for TFETs because it determines Wtun and 
electric field which control the tunneling current. Doping 
Fig. 3 Schematics of an a HG, b high-k-only and c SiO2-only TFET
Fig. 4 Energy band diagrams of HG and SiO2-only TFETs at a off- and 
b on-state
Table 1 Device parameters used for simulation
HG TFET High-k-only TFET SiO2-only TFET
LG (nm) 50 50 50
tSOI (nm) 30 30 30




Channel doping conc. 
(cm−3)
1015 1015 1015
Lhigh-k (nm) 5 50 X
k value of high-k  
dielectric
25 25 X
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profile which is especially overlapped by high-k material 
has an influence on HG TFETs because performance of 
HG TFETs is mostly determined by formation of a local 
minimum of the Ec at the tunneling junction [18]. As a 
result, abrupt doping profiles at the tunneling junction 
are suitable for higher Ion and lower SS. However, grad-
ual doping profiles are applied to our HG TFETs because 
we used conventional RTA instead of advanced anneal-
ing method. Thus, fabrication conditions which control 
the doping profile should be optimized. In general, dop-
ing profiles at the tunneling junction are influenced by 
the spacer length (Lspacer) and the RTA time (TRTA). Lspacer 
is the sum of an inner high-k spacer length and an outer 
low-k spacer length. To adopt the fabrication conditions, 
two-dimensional semiconductor process simulation and 
device simulation has been performed by using Silvaco 
ATHENA and ATLAS [24]. In the case of process sim-
ulation, some conditions were changed from the condi-
tions used for device simulation. Abrupt doping profile 
is changed to gradual doping profile which is determined 
by TRTA.
Second, high-k dielectric partially located at the source 
side increase the gate-to-channel coupling strength and 
this leads to the particular energy band structure [18]. 
HG TFETs show lower SS and higher Ion because of a 
local minimum of the Ec at the tunneling region. Though 
the thickness of high-k dielectric should be equal to Tox, 
this is enlarged during etch process of SiO2 gate insula-
tor. Thus, the difference of the gate-to-channel coupling 
strength between channel regions overlapped by the 
high-k dielectric and SiO2 decreased. It degrades the per-
formance of HG TFETs and solution to this will be dis-
cussed in chapter 3.
Third, the sidewall spacer structure of our previous 
HG TFETs is problematic. Figure 8a shows the structure 
of our previous HG TFETs. Previous HG TFETs have 
gradual doping profiles and dual-k spacers which con-
sist of 3-nm inner high-k spacers and 19-nm outer low-k 
spacers. High-k spacers are used to enhance the electric 
field around the tunneling junction and low-k spacers are 
used to control tunneling junctions [28, 29]. However, 
3-nm high-k dielectric layers under the low-k spacers are 
the main factors which degrade the performance of HG 
Fig. 5 Transfer curves of the HG, high-k-only, and SiO2-only TFETs 
when a gate workfunction is 4.1 eV and b gate work function is 
adjusted that Ioff is 0.1 fA at 0 V VG
Fig. 6 a Ion and SS and b Iamb of HG TFETs as a function of Lhigh-k
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TFETs. Because high-k dielectric layers are placed on the 
source regions, fringe field from gates increases as VG 
increases. Accordingly, the energy bands of the source 
regions decrease as well as those of the channel regions. 
It makes Wtun larger and our previous HG TFET perfor-
mance worse.
To enhance the performance of HG TFETs, the depend-
ency of sidewall spacer structures on the performance 
has been examined. The structure of a dual-k spacer is 
improved as shown in Fig. 8b. A 3-nm high-k dielectric 
layer under the low-k spacer is removed and only a 3-nm 
inner high-k spacer is remained. To investigate the impact 
of the dual-k spacer structure on the performance of HG 
TFETs, fringe field around the tunneling region is com-
pared as shown in Fig.  9. Inner high-k spacer increases 
the fringe field around the tunneling junction for both 
structures. Fringe field coupling through the inner high-
k spacer decreases Wtun [28]. However, fringe fields are 
denser and higher near the junction in the proposed HG 
TFETs compared to the previous HG TFETs. In the case 
of proposed HG TFETs, fringe field is focused on the 
edge of the high-k spacer which is in contact with TEOS 
spacer. On the other hand, fringe field of the previous HG 
TFETs is low and spread because fringe field through the 
inner high-k spacer and high-k dielectric layer under the 
low-k spacer are balanced. Thus, gate potential is coupled 
over a large distance and this result in low current.
The impact of the fringe field coupling on the tun-
neling region is further illustrated by the band diagrams 
as shown in Fig. 10. The figure shows the band diagrams 
near the tunneling junction for VG = VD = 0.7 V. From 
the figure, Wtun of the previous and proposed HG TFETs 
have been compared each other. As mentioned before, 
Wtun of the previous HG TFETs is larger than that of pro-
posed HG TFETs because fringe field through the high-
k dielectric layer on the source region reduce the energy 
band of the source region.
To optimize the design of HG TFETs, the effect of vari-
ation in the length of the high-k spacer on Ion has been 
Fig. 7 Ion and SS of HG TFETs with the variation of TSOI for different 
VDD conditions. a VDD = 0.7 V, b VDD = 0.5 V, c VDD = 0.1 V
Fig. 8 Structures of an a previous and b proposed HG TFET
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investigated. Figure 11 shows the transfer characteristics 
of the proposed HG TFETs compared with the previous 
HG TFETs as the length of the high-k spacer varies from 
0 to 5 nm. The length of an outer low-k spacer is fixed at 
19 nm for all because of the tunneling junction. Perfor-
mance degradation is more severe in the case of the pre-
vious HG TFETs because high-k dielectric on the source 
region increases the coupling between the gate and the 
source region. It is clear from the transfer characteristics 
in Fig. 11 that the device performance degrades with an 
increasing the length of the high-k spacer for the pro-
posed HG TFETs. An increase in the length of the high-k 
spacer reduces the electric field from the gate because of 
the physical distance, thereby causing the degradation in 
the device performance.
Figure 12 shows the energy band diagrams of the pro-
posed HG TFETs with various high-k spacer lengths 
at VG = VD = 0.7 V. Wtun was extracted from the point 
which shows the maximum electron tunneling rate. Wtun 
increases as the length of the high-k spacer increases 
which is consistent with the trend in the transfer charac-
teristics. As a result, HG TFETs without an inner high-k 
spacer show the most improved performance. However, 
the length of high-k spacer in this study is 3 nm because 
of the fabrication issues and this will be covered in 
chapter 3.
Fig. 9 Fringe field through the spacer for a previous and b proposed 
HG TFETs
Fig. 10 Energy band diagrams for the previous and proposed HG 
TFETs. Wprev and Wprop refer to the tunneling width for the previous 
and proposed HG TFETs
Fig. 11 Effect of high-k spacer length variation on the transfer 
characteristics for the proposed HG TFETs which is compared to the 
previous HG TFETs
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To verify the fabrication condition for the proposed HG 
TFETs, the effects of Lspacer and TRTA have been also dis-
cussed in terms of Ion and SS. Figure 13a shows extracted 
SS as a function of Lspacer and TRTA. When the device 
structure is formed by process simulation, SS is extracted 
from different range of ID because leakage current level 
and average of SS are higher than those of device simu-
lation. Thus, SS is defined as an average slope when ID 
increases from 10 to 100 fA/μm. Regardless of TRTA, SS 
of HG TFETs becomes higher as Lspacer decreases because 
dopants of high concentration diffused from the source 
region are overlapped by high-k material. In this case, 
conduction band well becomes shallower because higher 
doping concentration makes Ec under the high-k mate-
rial increases. On the other hands, SS becomes higher 
as Lspacer increases because of underlap between source 
and channel region. Similarly, when Lspacer is fixed, SS 
becomes higher as TRTA decreases because of underlap 
structure. On the contrary, as TRTA increases, conduction 
band well becomes shallower, which makes less abrupt 
transition between off- and on-state. When TRTA is 3  s, 
minimum SS value is shown when Lspacer is 24  nm and 
optimum Lspacer increases as TRTA increases.
Figure  13b shows extracted Ion as a function of Lspacer 
and TRTA. The turn-on voltage (Vturn-on) is defined as 
VG when ID is 10 fA/μm. Ion is defined as ID when VD is 
0.7 V and VG is 0.7 V higher than Vturn-on. Ion shows simi-
lar tendency observed in SS as a function of Lspacer and 
TRTA. Optimum Lspacer increases as TRTA increases for the 
same reason. Tunneling current increases as electric field 
at the tunneling region increases and it is reversely expo-
nential to Wtun. Electric field is determined by the slope 
of the energy level in the band diagrams and Wtun is also 
strongly influenced by doping profiles. Mostly optimized 
Ion is shown when TRTA is 3 s because more abrupt dop-
ing profile is formed as TRTA decreases. When TRTA is 3 s, 
optimum Lspacer is 24 nm as same as in the case of SS.
From the results of simulation, overlapped region 
between Fig. 13a, b is selected as the target for the fab-
rication condition. Finally, optimized Lspacer is 24 nm and 
TRTA is 3 s. Though there is variability from the fabrica-
tion conditions, it would be within the margin of error 
because SS shows little change.
Fig. 12 Energy band diagrams for proposed HG TFETs with the varia-
tion of high-k spacer lengths
Fig. 13 Contour plots of a SS and b Ion for the proposed HG TFETs 
with the variation of TRTA and Lspacer
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3  Fabrication of HG TFETs and analysis
3.1  Improvement in fabrication methods
As discussed in chapter 2, performance degradation was 
shown for previous HG TFETs and reasons are closely 
related to fabrication issues. Gradual doping profile is 
one of them and it is difficult to be improved because it 
needs advanced annealing equipments. However, there 
are solutions for enlarged high-k dielectric thickness at 
the source side and the structure of the sidewall spacer. 
Two key ideas have been introduced to enhance the per-
formance of HG TFETs in this work.
Figure 14 shows the key process flow to form HG and 
spacer structure of previous and proposed HG TFETs. In 
previous work, 7:1 BHF solution was used to etch SiO2 
gate insulator. However, this method increased the thick-
ness of the etched SiO2 gate insulator which would be 
filled with high-k material. Because BHF etched n+-doped 
polysilicon as well as SiO2 gate insulator, corner of the 
gate was also etched. As a result, thickness of HfO2 (THfO2) 
was larger than thickness of SiO2 layer (TSiO2) especially at 
the edge of the polysilicon gate. This decreased difference 
of gate-to-channel coupling strength between channel 
regions overlapped by the high-k material and SiO2 layer 
which mainly determines the performance of HG TFETs. 
This problem has been improved by using HF vapor to 
etch the SiO2 gate insulator at the source side. HF vapor 
showed much better selectivity compared to 7:1 BHF 
solution and it enhanced thickness uniformity between 
THfO2 and TSiO2. While etching the SiO2 insulator, the 
sample was held at 40 °C. It is because etch rate is too high 
to control and uniformity is bad when the temperature is 
lower than 40 °C and etch rate is too low when the tem-
perature is higher than 40 °C.
Additionally, process for formation of the HG structure 
has been changed to remove the high-k dielectric layer on 
the source region. In previous work, outer TEOS spac-
ers were formed right after HfO2 ALD process and then 
residual HfO2 was removed. As a result, HfO2 layers were 
remained under TEOS spacers and this decreased energy 
band of the source region because of increased fringe field 
from the gate when gate bias is applied [28]. This led to 
increase of Wtun and degraded performance of HG TFETs. 
This problem has been improved by etching HfO2 layers 
before TEOS spacers were formed. In this case, aniso-
tropic HfO2 etching process should be defined to protect 
the HfO2 layer inserted under the gate. Thus, inductively 
coupled plasma (ICP) dry etcher was used to etch HfO2 
layer on the source region. Adjusting etching time is very 
important because HfO2 layer on the source region should 
be removed and HfO2 layer under the gate should be pro-
tected at the same time. In addition, very careful control of 
HfO2 dry etch process was needed because silicon under 
the HfO2 layerrewis also etched well by HfO2 etch process 
condition (BCl3 100 sccm, 700 W, 5 Wb, 10 mtorr). As a 
result, HfO2 layers on the source region were removed and 
3-nm inner HfO2 spacers were remained finally.
3.2  Device fabrication
In order to fabricate HG TFETs without complexity, 
the fabrication followed the standard CMOS process. 
Figure  15 shows key process flow for the fabrication of 
HG TFETs on SOI wafers. Most of the process steps and 
device structures are similar to those in previous work 
[27]. However, performance of fabricated HG TFETs 
have been improved by changing the method of etching 
SiO2 layer in Fig. 15d and changing the order of sidewall 
spacer formation and HfO2 dry etching. P-type (100) 
6-inch SOI wafers (TSOI = 100 nm and TBOX = 375 nm) 
were prepared to reduce the leakage current and TSOI 
was reduced to be 30  nm by thermal oxidation and 
removing oxide layer. Active patterns were formed on 
SOI substrate by photolithography and dry etching. 
Mesa isolation was used to separate each active region 
by BOX layer. The channel region is doped with p-type 
at 1015 cm−3. By dry oxidation and low-pressure chemi-
cal vapor deposition (LPCVD) process, the gate stack of 
5-nm-thick SiO2 layer and 100-nm-thick phosphorus-
doped polysilicon gate was formed over the active pat-
terned substrate. The most important key process flow 
of HG TFETs is formation of the HG structure which is 
divided into two steps. First, SiO2 gate insulator of source 
side was selectively etched by using HF vapor. Before 
etching the SiO2 gate insulator only in the source side, 
photolithography step was performed by using mask for 
protecting the drain region. Second, atomic layer deposi-
tion (ALD) of 5-nm-thick HfO2 was performed to fill the 
etched gate insulator with high-k material. Then, HfO2 
was etched anisotropically to remove the HfO2 on the 
gate, source and drain regions. Next, sidewall spacer was 
formed with deposition and etching of TEOS layer. TEOS 
layer was deposited using PECVD and etched by reac-
tive ion etch (RIE). Next, asymmetric source and dop-
ing profiles were obtained by implanting different ions 
respectively. Compared to MOSFETs which are imple-
mented by self-aligned source and drain ion implanta-
tion, two clear field masks for implantation to the source 
and the drain regions are required as shown in Fig.  16. 
Each mask for covering source and drain regions during 
implantation is described with different dotted lines. The 
mask for implantation to source region is the same as the 
one which is used when source side SiO2 gate insulator 
was selectively etched by HF vapor. Mask for implanta-
tion to the source region was designed to cover the con-
tact area of the gate region, because gate was doped with 
n-type and source region was implanted with p-type. 
Low energy ion implantation was performed for both 
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Fig. 14 Key process proposed for performance improvement of HG TFETs
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source and drain regions to form a steep junction pro-
file. After photolithography for implanting source region 
was performed, BF2 ions were implanted with a dose of 
1 × 1015 cm−2 at 5 keV. Following photoresist stripping, 
photolithography for implanting drain region was per-
formed and As was implanted with the same condition 
as implantation for source region. In order to activate 
the dopants with minimal dopant diffusion, rapid ther-
mal annealing (RTA) was done at 1000 °C for 3 s. As an 
interlayer dielectric (ILD) layer, 200-nm-thick TEOS 
layer was deposited by PECVD which is followed by 
photolithography for contact hole. Using the photore-
sist as a mask, ILD was etched down to the gate, source 
and drain regions by RIE. For a pre metal cleaning, 50:1 
Fig. 15 Key process for the fabrication of proposed HG TFETs
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buffered hydrogen fluoride (BHF) solution was used for 
30  s. Then, a four-level metallization (Ti-TiN-Al-TiN) 
was carried out in a sputtering system. Ti was used for 
metal adhesion, TiN was used for barrier metal, and TiN 
was used as an antireflection coating for photolithogra-
phy of Al metal line. Metal pads were defined by photoli-
thography and etch process. In the final step, forming gas 
annealing was performed at 450 °C for 30 min in H2/N2 
ambient.
Figure 16 shows the top view scanning electron micro-
scope (SEM) image of the fabricated HG TFET. Gate 
length and width are 1 and 2.7 μm, respectively. Figure 17 
shows the cross-sectional transmission electron micro-
scope (TEM) image of the fabricated HG TFET. Lhigh-k of 
the fabricated HG TFET is ~8 nm which is similar to the 
optimized value [18]. Additionally, the increase of THfO2 
at the source was improved and HfO2 layer on the source 
was removed in the proposed HG TFETs as shown in 
Fig. 17. THfO2 is almost equal to TSiO2. The spacers consist 
of 3-nm-wide inner HfO2 spacers and 20-nm-wide outer 
TEOS spacers. In order to evaluate the merits of HG 
TFETs, SiO2-only TFETs were also fabricated as control 
devices. Most of the process flow was the same as that of 
HG TFETs except for the formation of the HG structure. 
The SiO2-only TFET has only 20-nm TEOS spacers.
3.3  Electrical characteristics
Figure 18 illustrates the transfer curves of the proposed 
HG TFETs compared with those of previous HG TFETs 
and SiO2-only TFETs for VD =  0.1 and 1.0  V. Proposed 
HG TFETs show higher Ion and lower SS than previous 
HG TFETs as a result of improved device design even 
though tox is 5 nm which is larger than 3-nm tox of previ-
ous HG TFETs. In addition, proposed and previous HG 
TFETs show much higher Ion and lower SS than SiO2-
only TFETs because HG TFETs have a local minimum 
of EC resulted from locally inserted HfO2 at the source 
side gate dielectric. This reduces Wtun and increases the 
electric field at the tunneling junction. Though both HG 
and SiO2-only TFETs show low Ioff, Iamb of both kinds of 
devices increases as VD increases. Especially, Iamb of HG 
TFETs is larger than that of SiO2-only TFETs because 
Fig. 16 Top view SEM image of the fabricated HG TFET and masks for 
implantation to the a source and b drain region
Fig. 17 Cross-sectional TEM image of the fabricated HG TFET
Fig. 18 Transfer characteristics of the proposed and previous HG 
TFETs and SiO2-only TFETs
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inner high-k spacers reduce Wtun between drain and 
channel region as well as Wtun between source and chan-
nel region. Thus, the underlap structure between gate 
and drain or reducing drain doping concentration are 
needed to reduce Iamb [16, 17].
Figure 19 shows the output characteristics of the pro-
posed and previous HG TFETs. The output character-
istics of proposed HG TFETs show better performance 
and lower parasitic resistance than previous HG TFETs. 
ID of both kinds of HG TFETs increases with VD slowly 
until it reaches its saturation value at high VD because of 
high tunneling resistance. Especially, the tunneling resist-
ance of previous HG TFETs is higher than proposed HG 
TFETs because Wtun is larger than proposed HG TFETs.
Output characteristics of TFETs are different from 
those of MOSFETs because their mechanisms are differ-
ent. While MOSFETs are saturated when the inversion 
layer of drain side is disappeared, most of inversion layer 
of TFETs is formed from the drain and surface chan-
nel potential (Ψs) is pinned by VD [30]. Thus, inversion 
layer formation makes ID less sensitive to VG and low 
VD results in low Ψs which induces band-to-band tun-
neling currents. However, saturated currents become 
sensitive to VG because ID is determined by band-to-band 
tunneling without VD influence when ID is saturated. 
Figure 20 shows SS of proposed and previous HG TFETs 
in terms of ID. SS of SiO2-only TFETs is not considered 
because SS is much higher than those of both HG TFETs. 
Proposed HG TFETs show lower SS within wider current 
range than previous HG TFETs. Table 2 summarizes elec-
trical characteristics of proposed HG TFET compared 
with those of previous HG TFET and SiO2-only TFET. 
Dimensions of proposed HG TFET are same as previous 
HG TFET but Tox is different at this time. Ioff is defined as 
ID is equal to 1pA/μm and Voff is defined as the VG when 
ID is Ioff. Ion is defined as ID when VG is Voff + VDD. SSmin 
is minimum point swing and SSavg is an average slope 
when ID is from 1pA/μm to 1nA/μm. Proposed HG TFET 
shows higher Ion and lower Imin than previous HG TFET 
even though Tox is increased. SSmin and SSavg of proposed 
HG TFET are also lower than those of previous HG 
TFET. In addition, proposed HG TFET has an Ion/Ioff of 
5.6 × 104 at VDD = 1 V which is comparable with other 
reported Si TFETs [8, 11, 12, 22].
Although HG TFETs are proposed for low-power appli-
cation, SS of HG TFETs is larger than 60  mV/dec and 
current drivability is much smaller than requirements of 
the Low Standby Power devices [31]. First of all, abrupt 
doping profile is necessary for higher Ion and lower SS. 
Because conventional RTA is used in this work, Wtun 
is increased and it is difficult to control the tunneling 
junction. Advanced annealing methods such as spike or 
Fig. 19 Output characteristics of the proposed and previous HG 
TFETs
Fig. 20 SS of the proposed and previous HG TFETs in terms of ID
Table 2 Electrical characteristics summarization of  pro-







LG (μm) 1.0 1.0 1.0
WG (μm) 2.7 2.7 2.7
Tox (nm) 5.0 3.0 5.0
VDD (V) 1.0 1.0 1.0
Ion (nA/μm) 56 18 0.004
Imin (pA/μm) 0.03 0.1 0.001
SSmin (mV/dec) 130 170 550
SSavg (mV/dec) 170 200 650
Ion/Ioff 5.6 × 104 1.8 × 104 3.5 × 10
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laser annealing can be considered for this purpose [23, 
32]. In addition, tunneling current can be enhanced by 
using lower bandgap semiconductors such as SiGe, Ge 
and III-V materials [17, 19–21]. If relative permittivity 
of high-k material increases, performance of HG TFETs 
would be further improved.
4  Conclusions
In this work, HG TFETs have been investigated through 
the simulation and fabrication of devices in order to dem-
onstrate the higher performance and low-power con-
sumption. Optimized HG TFETs showed higher Ion and, 
lower Iamb and SS than conventional TFETs by replacing 
source-side gate insulator with a high-k material. A high-
k material partially located at the source side induced a 
local minimum of Ec due to relative permittivity dis-
crepancy between high-k dielectric and SiO2 layer. In 
addition, proposed HG TFETs showed improved device 
performance than previous HG TFETs by improvement 
in device design. For the fabrication of HG TFETs with 
improved performance, key processes were modified. 
HF vapor was used to etch the source-side gate insulator 
uniformly and HfO2 etch was performed right after HfO2 
ALD to remove the HfO2 layer remained on the source 
region. Through the electrical test of fabricated devices, 
proposed HG TFETs showed higher performance than 
previous HG TFETs and conventional TFETs in terms of 
Ion and SS. To sum up, it is promising that HG TFETs are 
alternative devices which will complement the MOSFETs 
for highly energy efficient ICs.
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